



1:1 AND 1:2 REGISTERED BUFFER WITH 1.8V SSTL I/O

IDT74SSTU32864C

FEATURES:

- 1.8V Operation
- SSTL_18 style clock and data inputs
- Differential CLK input
- Control inputs compatible with LVCMOS levels
- Flow-through architecture for optimum PCB design
- Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in 96-pin LFBGA package

APPLICATIONS:

- Ideally suited for DDR2 DIMM registered applications
- Along with the CSPU877/A, zero delay PLL clock driver, provides complete solution for DDR2 DIMMs

DESCRIPTION:

The SSTU32864C is a 25-bit 1:1 / 14-bit 1:2 configurable registered buffer designed for 1.7V to 1.9V V_{DD} operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8V CMOS drivers that have been optimized to drive the DDR2 DIMM load.

The SSTU32864C operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and $\overline{\text{CLK}}$ going low.

The C0 input controls the pinout configuration of the 1:2 pinout from the A configuration (when low) to B configuration (when high). The C1 input controls the configuration from the 25-bit 1:1 (when low) to 14-bit 1:2 (when high).


This device supports low-power standby operation. When the reset input ($\overline{\text{RESET}}$) is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when $\overline{\text{RESET}}$ is low all registers are reset, and all outputs are forced low. The LVCMOS $\overline{\text{RESET}}$ and Cx inputs must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, $\overline{\text{RESET}}$ must be held in the low state during power up.

In the DDR2 DIMM application, $\overline{\text{RESET}}$ is specified to be completely asynchronous with respect to CLK and $\overline{\text{CLK}}$. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of a reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of $\overline{\text{RESET}}$ until the input receivers are fully enabled, the design of the SSTU32864C must ensure that the outputs will remain low, thus ensuring no glitches on the outputs.

The device monitors both D $\overline{\text{CS}}$ and C $\overline{\text{SR}}$ inputs and will gate the outputs from changing states when both D $\overline{\text{CS}}$ and C $\overline{\text{SR}}$ inputs are high. If either D $\overline{\text{CS}}$ or C $\overline{\text{SR}}$ input is low, the device will function normally. The $\overline{\text{RESET}}$ input has priority over the D $\overline{\text{CS}}$ control and will force the inputs low. If the D $\overline{\text{CS}}$ control functionality is not desired, then the C $\overline{\text{SR}}$ input can be hard-wired to ground, in which case the set-up time requirement for D $\overline{\text{CS}}$ would be the same as for the other D data inputs.

FUNCTIONAL BLOCK DIAGRAM (1:2)



PIN CONFIGURATION (TYPE A)

| | | | | | | | | | | | | | | | | |
|---|-------|-----|-----|-------|-----|-----|-------|------|-----|-----|-----|------|------|------|------|------|
| 6 | QCKEB | Q2B | Q3B | QODTB | Q5B | Q6B | C0 | QCSB | NC | Q8B | Q9B | Q10B | Q11B | Q12B | Q13B | Q14B |
| 5 | QCKEA | Q2A | Q3A | QODTA | Q5A | Q6A | C1 | QCSA | NC | Q8A | Q9A | Q10A | Q11A | Q12A | Q13A | Q14A |
| 4 | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | VDD |
| 3 | VREF | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | VREF |
| 2 | NC | NC | NC | NC | NC | NC | RESET | DCS | CSR | NC | NC | NC | NC | NC | NC | NC |
| 1 | DCKE | D2 | D3 | DODT | D5 | D6 | NC | CLK | CLK | D8 | D9 | D10 | D11 | D12 | D13 | D14 |
| | A | B | C | D | E | F | G | H | J | K | L | M | N | P | R | T |


96-PIN LFBGA
1:2 REGISTER (TYPE A, FRONTSIDE)
TOP VIEW

PIN CONFIGURATION (TYPE B)

| | | | | | | | | | | | | | | | | |
|---|------|-----|-----|-----|-----|-----|-------|------|-----|-----|-----|------|-------|------|------|-------|
| 6 | Q1B | Q2B | Q3B | Q4B | Q5B | Q6B | C0 | QCSB | NC | Q8B | Q9B | Q10B | QODTB | Q12B | Q13B | QCKEB |
| 5 | Q1A | Q2A | Q3A | Q4A | Q5A | Q6A | C1 | QCSA | NC | Q8A | Q9A | Q10A | QODTA | Q12A | Q13A | QCKEA |
| 4 | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | VDD |
| 3 | VREF | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | VREF |
| 2 | NC | NC | NC | NC | NC | NC | RESET | DCS | CSR | NC | NC | NC | NC | NC | NC | NC |
| 1 | D1 | D2 | D3 | D4 | D5 | D6 | NC | CLK | CLK | D8 | D9 | D10 | DODT | D12 | D13 | DCKE |
| | A | B | C | D | E | F | G | H | J | K | L | M | N | P | R | T |

96-PIN LFBGA
1:2 REGISTER (TYPE B, BACKSIDE)
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM (1:1)



TO 21 OTHER CHANNELS

PIN CONFIGURATION

| | | | | | | | | | | | | | | | | |
|---|------|-----|-----|------|-----|-----|-------|-----|-----|-----|-----|-----|-----|-----|-----|------|
| 6 | NC | Q15 | Q16 | NC | Q17 | Q18 | C0 | NC | NC | Q19 | Q20 | Q21 | Q22 | Q23 | Q24 | Q25 |
| 5 | QCKE | Q2 | Q3 | QODT | Q5 | Q6 | C1 | QCS | NC | Q8 | Q9 | Q10 | Q11 | Q12 | Q13 | Q14 |
| 4 | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | VDD |
| 3 | VREF | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD | VREF |
| 2 | NC | D15 | D16 | NC | D17 | D18 | RESET | DCS | CSR | D19 | D20 | D21 | D22 | D23 | D24 | D25 |
| 1 | DCKE | D2 | D3 | DODT | D5 | D6 | NC | CLK | CLK | D8 | D9 | D10 | D11 | D12 | D13 | D14 |
| | A | B | C | D | E | F | G | H | J | K | L | M | N | P | R | T |


*Rows 3 and 4 are reserved for VDD and GND.

96-PIN LFBGA

1:1 REGISTER

TOP VIEW

96 BALL LFBGA PACKAGE ATTRIBUTES



FUNCTION TABLE (EACH FLIP-FLOP) (1)

| Inputs | | | | | | Qx Outputs | \overline{QCS}_x Output | QODTx, QCKEx Outputs |
|--------|------------------|------------------|--------------|------------------|----------------|---------------|------------------------------|-------------------------|
| RESET | \overline{DCS} | \overline{CSR} | CLK | \overline{CLK} | Dx, DODT, DCKE | | | |
| H | L | L | ↑ | ↓ | L | L | L | L |
| H | L | L | ↑ | ↓ | H | H | L | H |
| H | L | L | L or H | L or H | X | $Q_0^{(2)}$ | $Q_0^{(2)}$ | $Q_0^{(2)}$ |
| H | L | H | ↑ | ↓ | L | L | L | L |
| H | L | H | ↑ | ↓ | H | H | L | H |
| H | L | H | L or H | L or H | X | $Q_0^{(2)}$ | $Q_0^{(2)}$ | $Q_0^{(2)}$ |
| H | H | L | ↑ | ↓ | L | L | H | L |
| H | H | L | ↑ | ↓ | H | H | H | H |
| H | H | L | L or H | L or H | X | $Q_0^{(2)}$ | $Q_0^{(2)}$ | $Q_0^{(2)}$ |
| H | H | H | ↑ | ↓ | L | $Q_0^{(2)}$ | H | L |
| H | H | H | ↑ | ↓ | H | $Q_0^{(2)}$ | H | H |
| H | H | H | L or H | L or H | X | $Q_0^{(2)}$ | $Q_0^{(2)}$ | $Q_0^{(2)}$ |
| L | Xor Floating | Xor Floating | Xor Floating | Xor Floating | Xor Floating | L | L | L |

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

↑ = LOW to HIGH

↓ = HIGH to LOW

2. Output level before the indicated steady-state conditions were established.

MODE SELECT

| C0 | C1 | Device Mode |
|----|----|--------------------------------------|
| 0 | 0 | 1:1 25-bit to 25-bit |
| 0 | 1 | 1:2 14-bit to 28-bit, Front (Type A) |
| 1 | 0 | Reserved |
| 1 | 1 | 1:2 14-bit to 28-bit, Back (Type B) |

ABSOLUTE MAXIMUM RATINGS (1)

| Symbol | Description | Max. | Unit |
|---------------------------------|---|------------------------------|------|
| V _{DD} | Supply Voltage Range | -0.5 to 2.5 | V |
| V _I ^(2,3) | Input Voltage Range | -0.5 to 2.5 | V |
| V _O ^(2,3) | Output Voltage Range | -0.5 to V _{DD} +0.5 | V |
| I _{IK} | Input Clamp Current V _I < 0 | ±50 | mA |
| | | | |
| I _{OK} | Output Clamp Current V _O < 0 | ±50 | mA |
| | | | |
| I _O | Continuous Output Current, V _O = 0 to V _{DD} | ±50 | mA |
| V _{DD} | Continuous Current through each V _{DD} or GND | ±100 | mA |
| T _{TG} | Storage Temperature Range | -65 to +150 | °C |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
3. This value is limited to 2.5V maximum.

TERMINAL FUNCTIONS (ALL PINS)

| Terminal Name | Electrical Characteristics | Description |
|------------------|----------------------------|---|
| GND | Ground Input | Ground |
| V _{DD} | 1.8V nominal | Power Supply Voltage |
| V _{REF} | 0.9V nominal | Input Reference Voltage |
| CLK | Differential Input | Positive Master Clock Input |
| CLK | Differential Input | Negative Master Clock Input |
| Cx | LVC MOS Input | Configuration Control Inputs |
| RESET | LVC MOS Input | Asynchronous Reset Input. Resets registers and disables V _{REF} data and clock differential-input receivers. |
| CSR, DCS | SSTL_18 Input | Chip Select Inputs. Disables outputs Dx switching when both inputs are HIGH. |
| Dx | SSTL_18 Input | Data Input. Clocked in on the crossing of the rising edge of CLK and the falling edge of CLK. |
| DODT | SSTL_18 Input | The outputs of this register bit will not be suspended by the DCS and CSR controls |
| DCKE | SSTL_18 Input | The outputs of this register bit will not be suspended by the DCS and CSR controls |
| Qx | 1.8V CMOS | Data Outputs that are suspended by the DCS and CSR controls |
| QCx | 1.8V CMOS | Data Output that will not be suspended by the DCS and CSR controls |
| QODTx | 1.8V CMOS | Data Output that will not be suspended by the DCS and CSR controls |
| QCKEx | 1.8V CMOS | Data Output that will not be suspended by the DCS and CSR controls |

OPERATING CHARACTERISTICS, TA = 25°C (1,2)

| Symbol | Parameter | | Min. | Typ. | Max. | Unit |
|------------------|--------------------------------|------------------------------|--------------------------|-----------------------|--------------------------|------|
| V _{DD} | Supply Voltage | | 1.7 | — | 1.9 | V |
| V _{REF} | Reference Voltage | | 0.49 * V _{DD} | 0.5 * V _{DD} | 0.51 * V _{DD} | V |
| V _{TT} | Termination Voltage | | V _{REF} - 40mV | V _{REF} | V _{REF} + 40mV | V |
| V _I | Input Voltage | | 0 | — | V _{DD} | V |
| V _{IH} | AC High-Level Input Voltage | Data Inputs | V _{REF} + 250mV | — | — | V |
| V _{IL} | AC Low-Level Input Voltage | Data Inputs | — | — | V _{REF} - 250mV | V |
| V _{IH} | DC High-Level Input Voltage | Data Inputs | V _{REF} + 125mV | — | — | V |
| V _{IL} | DC Low-Level Input Voltage | Data Inputs | — | — | V _{REF} - 125mV | V |
| V _{IH} | High-Level Input Voltage | RESET, C _x | 0.65 * V _{DD} | — | — | V |
| V _{IL} | Low-Level Input Voltage | RESET, C _x | — | — | 0.35 * V _{DD} | V |
| V _{ICR} | Common Mode Input Voltage | CLK, $\overline{\text{CLK}}$ | 0.675 | — | 1.125 | V |
| V _{ID} | Differential Input Voltage | CLK, $\overline{\text{CLK}}$ | 600 | — | — | mV |
| I _{OH} | High-Level Output Current | | — | — | TBD | mA |
| I _{OL} | Low-Level Output Current | | — | — | TBD | |
| T _A | Operating Free-Air Temperature | | 0 | — | 70 | °C |

NOTES:

- The RESET and C_x inputs of the device must be held at valid levels (not floating) to ensure proper device operation.
- The differential inputs must not be floating unless RESET is LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = 0°C to +70°C, V_{DD} = 1.8V ±0.1V

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|------------------|---|---|----------------------|--------|--------|-------------------------|
| V _{OH} | | V _{DD} = 1.7V to 1.9V, I _{OH} = TBD mA | TBD | — | — | V |
| V _{OL} | | V _{DD} = 1.7V to 1.9V, I _{OL} = TBD mA | — | — | TBD | V |
| I _I | All Inputs | V _I = V _{DD} or GND | — | — | ±5 | µA |
| I _{DD} | Static Standby | I _O = 0, V _{DD} = 1.9V, RESET = GND | — | — | 100 | µA |
| | Static Operating | I _O = 0, V _{DD} = 1.9V, RESET = V _{DD} , V _I = V _{IH} (AC) or V _{IL} (AC) | — | — | 25 | mA |
| I _{DDD} | Dynamic Operating (Clock Only) | I _O = 0, V _{DD} = 1.8V, RESET = V _{DD} , V _I = V _{IH} (AC) or V _{IL} (AC), CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle. | — | — | — | µA/Clock MHz |
| | Dynamic Operating (Per Each Data Input) | I _O = 0, V _{DD} = 1.8V, RESET = V _{DD} , V _I = V _{IH} (AC) or V _{IL} (AC), CLK and $\overline{\text{CLK}}$ Switching at 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle. | 1:1 Mode 1:2 Mode | — — | — — | µA/Clock MHz/Data Input |
| C _I | Data Inputs | V _I = V _{REF} ± 250mV | 2.5 | — | 3.5 | pF |
| | CLK and $\overline{\text{CLK}}$ | V _{ICR} = 0.9V, V _{ID} = 600mV | 2 | — | 3 | |
| | RESET | V _I = V _{DD} or GND | — | — | — | |

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

| Symbol | Parameter | $V_{DD} = 1.8V \pm 0.1V$ | | Unit |
|-------------------------|--|--|------|------|
| | | Min. | Max. | |
| fCLOCK | Clock Frequency | — | 270 | MHz |
| tw | Pulse Duration, CLK, \bar{CLK} HIGH or LOW | 1 | — | ns |
| tACT ^(1,2) | Differential Inputs Active Time | — | TBD | ns |
| tINACT ^(1,3) | Differential Inputs Inactive Time | — | TBD | ns |
| tsu | Setup Time | DCS before CLK↑, \bar{CLK} ↓, CSR HIGH | 0.7 | — |
| | | DCS before CLK↑, \bar{CLK} ↓, CSR LOW | 0.5 | — |
| | | DODT, CSR, Data, and DCKE before CLK↑, \bar{CLK} ↓ | 0.5 | — |
| tH | Hold Time | Data, DCS, CSR, DCKE, and DODT after CLK↑, \bar{CLK} ↓ | 0.5 | — |

NOTES:



1. This parameter is not production tested.
2. Data and VREF inputs must be low a minimum time of tACT max, after \bar{RESET} is taken HIGH.
3. Data, VREF, and clock inputs must be held at valid levels (not floating) a minimum time of tINACT max, after \bar{RESET} is taken LOW.

SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED) ⁽¹⁾


| Symbol | Parameter | $V_{DD} = 1.8V \pm 0.1V$ | | Unit |
|-------------------------|---|--------------------------|---------------------|------|
| | | Min | Max. | |
| fMAX | | 270 | — | MHz |
| tPDM ⁽²⁾ | CLK and \bar{CLK} to Q | 1.41 ⁽³⁾ | 2.15 ⁽³⁾ | ns |
| tPDMSS ^(2,4) | CLK and \bar{CLK} to Q (simultaneous switching) | — | 2.35 ⁽³⁾ | ns |
| tRPHL | \bar{RESET} to Q | — | 3 | ns |
| dV/dt_r | Output slew rate from 20% to 80% | 1 | 4 | V/ns |
| dV/dt_f | Output slew rate from 20% to 80% | 1 | 4 | V/ns |
| dV/dt_Δ ⁽⁵⁾ | Output slew rate from 20% to 80% | — | 1 | V/ns |

NOTES:


1. See TEST CIRCUITS AND WAVEFORMS.
2. Includes 350ps of test load transmission line delay.
3. For reference only. Final values to be determined.
4. This parameter is not production tested.
5. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

TEST CIRCUITS AND WAVEFORMS ($V_{DD} = 1.8V \pm 0.1V$)


**Voltage and Current Waveforms
Inputs Active and Inactive Times**




Voltage Waveforms - Propagation Delay Times



Voltage Waveforms - Pulse Duration







Voltage Waveforms - Propagation Delay Times



Voltage Waveforms - Setup and Hold Times

NOTES:

1. CL includes probe and jig capacitance.
2. IDD tested with clock and data inputs held at V_{DD} or GND, and $I_o = 0mA$
3. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10MHz$, $Z_0 = 50\Omega$, input slew rate = 1 V/ns $\pm 20\%$ (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5. $V_{TT} = V_{REF} = V_{DD}/2$
6. $V_{IH} = V_{REF} + 250mV$ (AC voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVCMS input.
7. $V_{IL} = V_{REF} - 250mV$ (AC voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMS input.
8. $V_{ID} = 600mV$.
9. t_{PLH} and t_{PHL} are the same as t_{PDIM} .

TEST CIRCUITS AND WAVEFORMS ($V_{DD} = 1.8V \pm 0.1V$)*Load Circuit: High-to-Low Slew-Rate**Voltage Waveforms: High-to-Low Slew-Rate**Load Circuit: Low-to-High Slew-Rate**Voltage Waveforms: Low-to-High Slew-Rate*

NOTES:

1. C_L includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{MHz}$, $Z_0 = 50\Omega$, input slew rate = 1 V/ns $\pm 20\%$ (unless otherwise specified).

ORDERING INFORMATION

IDT XX SSTU XX XXX XX
Temp. Range Family Device Type Package

BF Low Profile, Fine Pitch, Ball Grid Array
BFG Very Fine Pitch Ball Grid Array, Green

864C 1:1 and 1:2 Registered Buffer with 1.8V SSTL I/O

32 Extra Wide

74 0°C to +70°C

**CORPORATE HEADQUARTERS**

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:

logichelp@idt.com
(408) 654-6459